# Simulation-Guided Verification & Validation for Large-Scale Automotive Control Systems

Hisahiro "Isaac" Ito, Jim Kapinski, Jyotirmoy Deshmukh, Xiaoqing Jin, Ken Butts



May 12, 2015 Plymouth, MI, USA

#### Motivation ... System-Level Control Requirement Development



Example scenario

Suppose air-to-fuel ratio should settle within x% error window in  $\tau$  seconds after a certain controller mode change...

Verifying a part of software in the controller does not help frontload the system level requirement development.

System-level requirement development needs to deal with driver, controller and plant. How to do it in early control design phase?

#### Scales of Testing in Automotive Control System Development



#### Overview

- Requirement Falsification using S-TaLiRo
  - Example Benchmark Closed-Loop Model for Air-to-Fuel Ratio Control
  - Designing Requirements using Metric Temporal Logic & Signal Temporal Logic
  - Setting up Falsification Process
  - Example outputs from S-TaLiRo
  - Potential Improvement Points
- Requirement Mining using Breach
- Summary & Conclusion

#### An Emerging, Scalable V&V Method – Requirement Falsification Simulation



### S-TaLiRo (Arizona State U, Colorado U)

https://sites.google.com/a/asu.edu/s-taliro/s-taliro

#### Breach (UC Berkeley)

http://www.eecs.berkeley.edu/~donze/breach\_page.html

#### Example – Air-to-Fuel Ratio Control Validation



The model is based on HSCC 2014 benchmark model:

Jin, X., Deshmukh, J. V., Kapinski, J., Ueda, K., Butts, K., "Powertrain Control Verification Benchmark", HSCC 2014



Their simulation results are identical.

#### Throttle Air Flow Rate

#### Intake Manifold Pressure

```
der(p_mani) == RT_V*(mdot_thr - mdot_air_tocyl); % pdot=(R*T/V)*mdot
mdot_air_tocyl == tol_pump*(c2 + c3*w*p_mani + c4*w*p_mani^2 + c5*w^2*p_mani);
```

Fuel Injection and Port Wet

```
kappa == tol_kappa * tablelookup(kappa_x1data, kappa_x2data, kappa_ydata, ...
eng_rpm, cyl_chg);
tau_ww == tol_tau_ww * tablelookup(tau_ww_x1data, tau_ww_x2data, tau_ww_ydata, ...
eng_rpm, cyl_chg);
der(m_fuel) == (1-kappa)*inj_cmd - m_fuel/tau_ww;
mdot_fuel_tocyl == kappa*inj_cmd + m_fuel/tau_ww;
```

#### Simplistic Mean-Value Cylinder cyl chg == mdot air tocyl/w \* (4\*pi) / Ncyl; % Air charge per cylinder cyl afr == mdot air tocyl / mdot fuel tocyl; **Exhaust AFR** cyl delay == tablelookup(cyl delay x1data, cyl delay x2data, cyl delay ydata, ... eng\_rpm, cyl\_chg); delayed afr == delay(cyl afr, cyl delay, ... History=cyl afr pre, MaximumDelay=afr delay max); der(exh afr) == {-10 '1/s'}\*(exh afr - delayed afr); der(afr\_sensor) == {-50 '1/s'}\*(afr sensor - exh afr); AFR e.g. afr sensor ·····cvl afr O2 sensor Exhaust AFR delayed afr 16 Engine signal Cylinder AFR 15 speed 14 1000RPM 13 12 9 10 11 12 13 14 15 16 17 8 18 Time (s)

### Controller (Sample Model)

#### Inputs to Controller

- Engine speed (rad/s)
- Throttle angle (deg)
- Throttle air flow (g/s)
- O2 sensor signal (-)

#### Tasks

- Power-on function
- Controller mode (normal or power) @10ms
- Injection command @10ms

#### **Output from Controller**

Injection command (g/s)

#### **Output for Validation**

- Fuel control mode
- AFR setpoint

#### Global Output





Following MAAB Guideline Control model architecture, Type A





#### Controller Mode/Reference Selection .. 10ms timer



#### Fuel Controller .. 10ms timer



**Fuel Controller** 



#### **Designing Requirements**

**e.g.**  $A \Rightarrow B$ If A happens, B must happen.



# Normalized AFR error $\mu(t) = \frac{\lambda_{sens}(t) - \lambda_{ref}(t)}{\lambda_{ref}(t)}$

#### e.g. Settling Time Requirement

- *A*: Control mode switches from "power" to "normal" within 20ms.
- $B: \mu$  must settle within  $\pm 0.02$  within 1 second and must stay there for 4 seconds.
- Always " $A \Rightarrow B$ " must be true, i.e., whenever A happens, B must happen.

Metric Temporal Logic (MTL) and Signal Temporal Logic (STL) allow the description of temporal properties like above in a machine readable manner:

$$\varphi \coloneqq always \left( \ell = \text{power} \land eventually_{(0,0.02)} \ell = \text{normal} \Rightarrow always_{(1,5)} |\mu| < 0.02 \right)$$

$$A$$

$$B$$

MTL/STL can represent system-level real-time control requirements.

**Requirement Falsification** 

#### e.g. Transient requirement $\varphi \coloneqq always |\mu| < 0.02$



Requirement falsifier tries to falsify requirements by simulation. This is not property proving, not exhaustive, but can handle large-scale system.

#### Writing Temporal Requirement for S-TaLiRo

#### e.g. Settling Time Requirement

 $\varphi \coloneqq always \left( \ell = \text{power} \land eventually_{(0,0.02)} \ell = \text{normal} \Rightarrow always_{(1,5)} |\mu| < 0.02 \right)$ 

phi = ['[] ((pwr /\ <>\_(0, 0.02) norm) -> ([]\_(1, 5) mulow /\ muhigh))'];

#### Predicates





```
set_param([model,'/Pedal Angle (deg)'],'Amplitude',num2str(X0(1)));
set_param([model,'/Pedal Angle (deg)'],'Period',num2str(X0(2)));
```

Initial conditions (block parameters) are randomly chosen within the specified range for each simulation run by S-TaLiRo.

#### **Designing Top-level Inputs**





Top-level inputs are manipulated by S-TaLiRo during a simulation run. The top-level inputs receives different input traces from S-TaLiRo for each simulation run.





#### No counter example was found

#### Example Outputs from S-TaLiRo, #2

#### e.g. Settling Time Requirement



#### **Potential Improvement Points**



Coverage for No-counter Example Case



Some coverage could be used as a stop condition, rather than maximum simulation runs. However, such a coverage should cover both plant and controller.

#### Simulation-guided V&V Framework ... Revisited and Updated



Closed-loop simulator, plant modeling, code generation and high-performance computing are also very import technologies to realize practical V&V environment.

#### Application of Falsification – Requirement Mining by Breach



Potential uses of requirement mining:

- Worst-case testing
- Signal range mining

## Summary & Conclusion

- Simulation-guided V&V methods were introduced.
  - Requirement falsification
  - Requirement mining
  - (There are other simulation-guided V&V methods.)
  - Not proving, not exhaustive, but can handle large-scale system
- MTL/STL can represent system-level real-time control requirements.
- Potential improvement points were identified.
  - In dire need of a good engineering coverage.
- Given its scalability, simulation-guided V&V such as requirement falsification is promising and already practical technology for large-scale control system development.
- Gaps towards widespread use in industry need to be filled fast.

## Thank you.