This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

How Test Bench Verification Works

The Simulink® PLC Coder™ software simulates your model and automatically captures the input and output signals for the subsystem that contains your algorithm. This set of input and output signal data is the test bench data. The coder also automatically generates a test bench, or test harness, using the test bench data.

The test bench runs the generated code to verify that the output is functionally and numerically equivalent to the output from the execution of a Simulink model. The following table shows how the test bench compares the expected and actual data values.

Data TypeComparisonError Tolerance

The relative tolerance comparison for single or double data types uses the following logic:

IF ABS(actual_value - expected_value) > (ERROR_TOLERANCE * expected_value) THEN
		testVerify := FALSE;

To verify the generated code using the test bench, import the generated Structured Text and the test bench data into your target IDE. You can import test bench code:

  • Manually.

  • Automatically, including running the test bench.

For more information, see Import and Verify Structured Text Code.

Depending on the target IDE platform, the Simulink PLC Coder software generates code into one or more files. See Files Generated with Simulink PLC Coder for list of the target IDE platforms and the possible generated files.