Design verifier :run all and produce coverage for a sldvmakeharness created model
Show older comments
Hi,
After I use MATLAB 17b to generate harness model by using 'sldvmakeharness' function, the harness model and its signal builder display successfully.
Normally I will click the 'run all and produce coverage' button in signal builder to test All cases and produce a model coverage report.
Rather than click button, can I produce the coverage report programmly?
I've spend a lot of time to search commands for this but nothing I can found...
Accepted Answer
More Answers (0)
Categories
Find more on Simulink Design Verifier in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!