Community Profile

photo

Araferna


Active since 2016

Followers: 0   Following: 0

Statistics

Feeds

View by

Question


Is it possible to test a HDL design with multiple clocks using FPGA-in-the loop and Simulink?
I would like to test a design using FPGA-in-the-loop simulation. ¿Is it possible to test a design that contains multiple clocks ...

8 years ago | 1 answer | 0

1

answer