Help Center Help Center

Clocking and Multirate Design

Clock generation, HDL code generation guidelines for multirate models

Model Settings

Timing Controller and Clocks

Timing Controller Settings

Clock Settings and Timing Controller Postfix Parameters

Oversampling factor

DUT Port Configuration Parameters

Reset and Clock Enable

Reset Settings and Parameters

Clock Enable Settings and Parameters

RTL Description Rules for clock enables and resets Parameters

Minimize Clock Enables and Reset Signal Parameters

Clock Enable output port

Test Bench Stimulus

Clock and Reset Input Parameters for Testbench

Test Bench Stimulus and Output Parameters

Topics

Generate a Global Oversampling Clock
In many designs, the DUT is not self-contained.
Code Generation from Multirate Models
Overview of HDL code generation for single-clock, single-tasking multirate models.
Multirate Model Requirements for HDL Code Generation
Guidelines for setting up multirate models and blocks for HDL code generation.
Timing Controller for Multirate Models
An overview of timing controllers and clock enables in a multirate model.
Generate Reset for Timing Controller
How to generate reset for timing controller.
Using Triggered Subsystems for HDL Code Generation
How to use Triggered Subsystems, Trigger As Clock property, and generate HDL code.
Use Triggered Subsystem for Asynchronous Clock Domain
Using triggered subsystem, you can design a model for asynchronous clock domain.

Featured Examples

Using Multiple Clocks in HDL Coder

Using Multiple Clocks in HDL Coder

Instantiate multiple top-level synchronous clock input ports in HDL Coder™.