Main Content

Use trigger signal as clock

Trigger input signal

Model Configuration Pane: Global Settings / Ports

Description

This setting is a parameter in the HDL Code Generation > Global Settings > Ports tab in the Configuration Parameters dialog box.

Settings

off (default) | on

Default: Off

on

For triggered subsystems, use the trigger input signal as a clock in the generated HDL code. Make sure that the Clock edge setting in the Configuration Parameters dialog box matches the Trigger type of the Trigger block inside the triggered subsystem.

off

For triggered subsystems, do not use the trigger input signal as a clock in the generated HDL code.

Tips

To set this property, use the functions hdlset_param or makehdl. To view the property value, use the function hdlget_param.

For example, to generate HDL code that uses the trigger signal as clock for triggered subsystems within the sfir_fixed/symmetric_fir DUT subsystem, use either of these methods:

  • Pass the property as an argument to the makehdl function.

    makehdl ('sfir_fixed/symmetric_sfir','TriggerAsClock','on')

  • When you use hdlset_param, you can set the parameter on the model, and then generate HDL code by using makehdl.

    hdlset_param('sfir_fixed','TriggerAsClock','on')
makehdl('sfir_fixed/symmetric_fir')

Recommended Settings

No recommended settings.

Programmatic Use

Parameter: TriggerAsClock
Type: character vector
Value: 'on' | 'off'
Default: 'off'

Version History

Introduced in R2014a