Main Content

Hardware Implementation Pane: ZCU102 or ZedBoard

R2026b

Configure hardware parameters for the AMD® Zynq® UltraScale+™ MPSoC ZCU102 Evaluation Kit or ZedBoard™ when using the Embedded Coder® feature set. These parameters enable code generation for rate-based tasks and basic profiling capabilities. To configure these parameters, follow these steps:

  1. On the Simulink® toolstrip, on the Modeling tab, click Model Settings.

  2. In the Configuration Parameter dialog box, click Hardware Implementation.

  3. Set Hardware board to Xilinx Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit or ZedBoard. Click Apply.

  4. Set Feature set for selected hardware board to Embedded Coder. Click Apply.

  5. The parameter values under Hardware board settings are automatically populated to their default values. You can optionally adjust these parameters for your particular use case.

    Click Apply.

If you want to enable code generation for rate-based tasks and basic profiling capabilities for the ZC706 board, see Hardware Implementation Pane: AMD Zynq ZC706 Evaluation Kit.

If you want to enable code generation for rate-based and event-based tasks, as well as advanced profiling capabilities, set Feature set for selected hardware board to SoC Modeling and Generation. For information about configuring the associated hardware parameters for an AMD FPGA or SoC device, see Hardware Implementation Pane.

Operating System Options

ParameterDescription

Base rate task priority

Static priority of base rate task of Simulink model

Detect task overruns

Detection of failure to complete execution of current loop within current time step

Board Parameters

ParameterDescription
Device AddressDevice IP address or host name of target hardware
UsernameUser name for operating system on target hardware
PasswordUser password for operating system on target hardware

Build Options

ParameterDescription

Build action

Simulink Coder™ build operation for model

Clocking

ParameterDescription

CPU Clock (MHz)

Frequency of the primary CPU core clock

External Mode

ParameterDescription

Communication interface

Transport layer external mode uses to exchange data

Run external mode in a background thread

Execution of external mode task in generated code within background thread

Port

TCP/IP port number of target hardware

Verbose

Verbose status messages for external mode execution progress and updates

See Also

|