Tool boxes required to generate IP CORE from SIMULINK
Show older comments
Hello,
I saw an video (Create simple "Add" Block, and generate RTL by HDL Coder in Simulink [HDL coder + Zynq Project]) which clearly shows that we can generate IP CORE from Simulink. Apart from the products MATLAB and Simulink, what are the other toolboxes that are required to generate an IP CORE using this workflow (to port on Zynq FPGA)?
Thanks
Pankaja
Accepted Answer
More Answers (0)
Categories
Find more on Get Started with HDL Coder in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!