MATLAB Answers

MATLAB as AXI Master

14 views (last 30 days)
sergey plyukh
sergey plyukh on 18 Apr 2018
Commented: Tao Jia on 6 Jul 2018
The project with the MATLAB AXI Master jtag IP core assembled, programmed into a chip. When I try to create an object (aximaster object), I see a message - Error using fpgadebug_mex Did not find any Digilent® JTAG cable. Make sure that the cable is connected to your computer. What's the trouble?

Accepted Answer

Tao Jia
Tao Jia on 27 Apr 2018
Please install the following library:
https://reference.digilentinc.com/lib/exe/fetch.php?tok=6ec654&media=http%3A%2F%2Ffiles.digilent.com%2FSoftware%2FAdept2%2BSystem%2BInstaller%2F2.17.1%2Fdigilent.adept.system_v2.17.1.exe
The Digilent Adept2 library should be automatically installed with Xilinx Vivado. For some reason it didn't work for you, but installing Digilent Adept2 directly should solve the problem.

More Answers (3)

Tao Jia
Tao Jia on 20 Apr 2018
If you are using KC705, then it should work.
How did you program the FPGA? There is an on-board USB-JTAG port which uses the Digilent JTAG module. This is the one that we support. If you use a Xilinx platform cable to connect to the JTAG header on the board, then it won't work.
Can you double check if the Digilent JTAG cable shows up correctly in the Vivado hardware manager?
  1 Comment
sergey plyukh
sergey plyukh on 20 Apr 2018
Thanks for the quick response! I program the chip via an on-board USB-JTAG the Digilent module. Programming is successful. In the Vivado hardware manager the Digilent JTAG module is displayed correctly. An error occurs during the creation of the object: mem = aximaster ( 'Xilinx')
Text in the Command Window - Error using fpgadebug_mex Did not find any Digilent® JTAG cable. Make sure that the cable is connected to your computer.
Error in aximaster/openCable Error in aximaster

Sign in to comment.


Tao Jia
Tao Jia on 24 Apr 2018
Can you provide more information on this? What's your operating system? Windows or Linux? What's your MATLAB version? Can you post a screenshot of your Vivado program manager here?
  2 Comments
sergey plyukh
sergey plyukh on 24 Apr 2018
Screenshot

Sign in to comment.


Elijah Dewey
Elijah Dewey on 8 Jun 2018
Hello, I too have this issue using the KC705 board. The error received reads, Found incompatible JTAG IP version. Expected version: 1.1. Found version: 33.8. The version changes every time when using the LaunchDataCaptureApp, sometimes from 0.0 to 200. The programming of the board in Vivado is successful and the mem = aximaster('Xilinx') returns the same error as described above. Any tips to fix this would be great. (Windows 10, Matlab 2018a)
  1 Comment
Tao Jia
Tao Jia on 6 Jul 2018
I'm suspecting that your FPGA was not programmed with the right bitstream.

Sign in to comment.

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!