dr446
Followers: 0 Following: 0
Statistics
4 Questions
0 Answers
RANK
114,790
of 295,486
REPUTATION
0
CONTRIBUTIONS
4 Questions
0 Answers
ANSWER ACCEPTANCE
25.0%
VOTES RECEIVED
0
RANK
of 20,236
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 153,950
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
MATLAB as AXI master and FIL tool at the same time
I have a system that requires reading from external ddr3 memory. I also have handwritten verilog code that I want to run using t...
5 years ago | 1 answer | 0
1
answerQuestion
Why can I not change the architecture of my subsystem to Black Box?
I am using R2018b. My end goal is to use FPGA in the Loop programming. I have verilog files that I want to include as a black bo...
6 years ago | 3 answers | 0
3
answersQuestion
How do I log certain samples only in Simulink?
When my signal crosses a threshold, I would like to write the time the threshold was crossed and the subsystem that it came from...
6 years ago | 0 answers | 0
0
answersQuestion
Simulink buffer: How do I fix the error "All sample times must be discrete. No continuous or constant sample times are allowed."
I have a discrete scalar input into a simulink buffer and would like the buffer to output a 100x1 vector of the scalar inputs. H...
6 years ago | 3 answers | 0