Community Profile

photo

Prashanthi Pathipati


Last seen: 2 months ago Active since 2023

Statistics

  • Thankful Level 2
  • First Answer

View badges

Content Feed

View by

Question


Under Reference design parameters, there is ethernet interface instead of JTAG connection .
https://in.mathworks.com/help/hdlcoder/ug/ip-core-generation-workflow-without-an-embedded-arm-processor-xilinx-kintex-7-kc705.ht...

4 months ago | 0 answers | 0

0

answers

Question


matlab function example or suggestion, so that it will generate hdl code in verilog using non blocking assignments
1.how to code matlab function so that it will generate hdl code in verilog using non blocking assignments,any example?

7 months ago | 1 answer | 0

1

answer

Question


hdl generated ip stuck at synthesis part in vivado
i have included the generated matlab hdl generated ip in my vivado block design ,but its been stuck at synthesis part,i have tri...

7 months ago | 1 answer | 0

1

answer

Question


I have generated HDL IP in matlab but not able to synthesize the IP In Vivado
generate logic is in initial block ,can anyone suggest me a way to generate sensitive list in the matlab hdl ip

8 months ago | 1 answer | 0

1

answer

Question


ip core generation stuck at hdl code generation step
i have to convert function to ip using hdl coder but while converting it stuck at HDL code generation 1.the ouput Q port has 12...

11 months ago | 1 answer | 0

1

answer