![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/13008533_1528828558508_DEF.jpg)
nagendra badiger
Followers: 0 Following: 0
Statistics
RANK
187,901
of 292,722
REPUTATION
0
CONTRIBUTIONS
1 Question
1 Answer
ANSWER ACCEPTANCE
100.0%
VOTES RECEIVED
0
RANK
of 19,933
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 147,882
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
IP Core generation for Generic Xilinx Platform without any AXI interface
Found the answer, the option is available in only Matlab 2019a
5 years ago | 0
| accepted
Question
IP Core generation for Generic Xilinx Platform without any AXI interface
Hello , I'm trying to implement a design on Custom board with ATrix-7 series Fpga. I want to generate an IP core which doesn't...
5 years ago | 2 answers | 0