photo

xiaodong yu


Last seen: 1 month ago |  Active since 2023

Followers: 0   Following: 0

Statistics

  • First Answer
  • Thankful Level 1

View badges

Feeds

View by

Answered
HDL Coder reset control
Hi Androw I want to find out all the delay module with "default reset". I use following command, but it is failed. do you have ...

1 month ago | 0

Question


mapping lookup table to block ram
I use HDL coder, lookup table block. and enable the option to map look up table to RAM. I have add a piple register right at th...

8 months ago | 0 answers | 0

0

answers

Question


HDL simulation logic analyzer is slow
my logic analyzer in HDL simulation is slow. can graphic card help on it or adding more grafic memery?

8 months ago | 0 answers | 0

0

answers

Question


HDL "complex to Magnitude and angle" module show critical path which can not meet 160MHz clock timing
Hi, experts I try to use the module of "complex to Magnitude and Angle (CMA)" on xilinx FPGA with clock of 160MHz. the critica...

1 year ago | 1 answer | 0

1

answer

Question


timing control module _tc.v have failed path to other module
my HDL code from HDL codeGen has timing error. Some of the failed path are from module _tc.v to other modules. in the tc.v mod...

1 year ago | 0 answers | 0

0

answers

Question


wlanhdlreceiver use only 64 sample to do fine symbol timming. is it enough for 40M, 80M and 16MHz wlan signal?
I am learning on the wlanHDLReceiver HDL design. the Design uses 64 data to do fine symbol timing. But in Matlab .m reference de...

1 year ago | 1 answer | 0

1

answer

Question


evm demoded from wlan ofdm signal with comm.Phasenoise() increased round 3dB from 80MHz to 160MHz signal bandwidth.
Hi, I am using a comm.Phasenoise to check the phase noise effect on EVM for a demoduation of wlan ofdm signal. the simulation...

1 year ago | 0 answers | 0

0

answers