Statistics
2 Questions
0 Answers
RANK
145,307
of 289,749
REPUTATION
0
CONTRIBUTIONS
2 Questions
0 Answers
ANSWER ACCEPTANCE
50.0%
VOTES RECEIVED
0
RANK
of 19,581
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 144,127
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Accept 1 answer given by other contributors
Awarded to Grégory SEABRA on 20 Jul 2017
Feeds
Question
[HDL Coder] How to keep subsystems port names when applying input/output pipelining
Hello, I am currently developping a control algorithm which will be implemented inside a Xilinx Spartan6 FPGA. I generate the...
9 years ago | 1 answer | 0
1
answerQuestion
HDL Coder Workflow Advisor timing analysis
Hello! I am currently working on a project for which my task is to develop a control algorithm for a power converter. This alg...
9 years ago | 1 answer | 0
1
answer
You can also select a web site from the following list
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
Asia Pacific
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)