Statistics
8 Questions
0 Answers
RANK
247,556
of 298,554
REPUTATION
0
CONTRIBUTIONS
8 Questions
0 Answers
ANSWER ACCEPTANCE
37.5%
VOTES RECEIVED
0
RANK
of 20,617
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 161,660
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
Unable to See the Constant Sine Wave Data in NI FPGA After Some Time Duration.
Hello, I have created a sine wave FPGA bitfile using a Simulink block. In this model, I replaced the Clock block with a Counter...
2 months ago | 1 answer | 0
1
answerQuestion
Changing Limiting the number of logged data points to the last 50000
hello currently i am exporting Simulink model to App but when its converting i am getting this information like Limiting t...
6 months ago | 1 answer | 0
1
answerQuestion
Could not apply model's TargetPlatform settings in Task 1.1 of the HDL Workflow Advisor
Hello, I am currently working on converting a Simulink model to an NI FPGA Bitfile. Recently, I updated LabVIEW from the 2023 v...
8 months ago | 1 answer | 0
1
answerQuestion
the compilation failed due to timing violation
Hello, I am working on generating an NI FPGA Bitfile from Simulink. During the generation process, I encountered an error. I ha...
8 months ago | 1 answer | 0
1
answerQuestion
HDL and NI FPGA code generation error.
Hello, I am attempting to generate spike voltage using a MATLAB Function block in Simulink. While the function block successful...
10 months ago | 1 answer | 0
1
answerQuestion
Getting error while using .m files in MATLAB function block in simulink.
Hello, I am currently working on creating a custom RMS block within MATLAB's Simulink environment. My goal is to replicate the...
10 months ago | 1 answer | 0
1
answerQuestion
how to reduce Estimated Slice LUTs Utilization in FPGA code generation process.
Hello, I am working on generating a bitfile from a Simulink model. While converting, the Simulink model is using more slice LUTs...
11 months ago | 1 answer | 0
1
answerQuestion
Assertion failed error while convereting simulink model to HDL code
hello sir , i am using MATLAB 2022b version in that while converting simulink model to NI FPGA bit files , in HDL Work flow adv...
12 months ago | 1 answer | 0
