Statistics
RANK
103,083
of 273,450
REPUTATION
0
CONTRIBUTIONS
1 Question
1 Answer
ANSWER ACCEPTANCE
100.0%
VOTES RECEIVED
0
RANK
of 18,459
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 122,904
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Accept 1 answer given by other contributors
Awarded to Jast on 20 Jul 2017
Content Feed
Simulink HDL Coder - Filter - Fully Serial Interfacing
Thanks for the answer. It seems to be indeed that way, the clock should be N times faster than the sample clock, and then it ...
7 years ago | 0
Question
Simulink HDL Coder - Filter - Fully Serial Interfacing
I have generated an IIR filter using FDAtool, ported it to simulink, and got it running on an FPGA in full parallel mode. Now I ...
7 years ago | 2 answers | 0
2
answers
You can also select a web site from the following list:
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
Asia Pacific
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)