Videos and Webinars

FFT and IFFT HDL Optimized GSPS Signal Processing

Jack Erickson, MathWorks

High-speed signal processing is a requirement for applications such as radar, broadband, wireless, and backhaul. The FFT HDL Optimized and IFFT HDL Optimized blocks support vector input to process up to 64 samples at a time, enabling signal processing at speeds of over a gigasample per second (GSPS).

Product Focus

HDL Coder

Related Products

HDL Coder

Related Videos and Webinars

HDL Implementation and Verification of a High-Performance...

Using HDL Coder and HDL Verifier for FPGA and ASIC Designs

Rapid Prototyping Using HDL Coder

HDL Coder State Control Block

Programming Intel SoC FPGAs with Embedded Coder and HDL...

Rapid Prototyping Using HDL Coder (Highlights)

HDL Coder Clock Rate Pipelining, Part 2: Optimization

Map Tunable Parameters to AXI4 Interface with HDL Coder

What Is HDL Coder?

HDL Coder Clock Rate Pipelining, Part 1: Introduction

Using Xilinx System Generator for DSP with Simulink and HDL...

Accelerate Design Space Exploration Using HDL Coder...

Modeling and Simulation of Signal Processing Applications...

What’s New in MATLAB and Simulink for Signal Processing

Designing Signal Processing Systems with MATLAB

Signal Processing with MATLAB: System Simulation and...

Signal Processing and Machine Learning Techniques for...

Introduction to MATLAB for Signal Processing

Introduction to Stateflow for Signal Processing and...

Accelerating Signal Processing and Communications...