How to Generate Multicycle Path Constraints in HDL Coder
In designs with multiple sample rates that become multiple clocks in HDL, clock domain crossing can lead to timing violations in RTL synthesis. Discover how multicycle path constraints generated automatically from HDL Coder™ can help eliminate these violations, without design changes.
You will learn:
- What a clock period in digital hardware is
- What a critical path is and how it is measured
- Strategies to address critical path timing violations
- Cases where you can use multicycle path constraints
- How to automatically generate multicycle path constraints in HDL Coder
Published: 28 Mar 2018