Main Content

Area Optimization

RAM mapping, resource sharing, and streaming

Reduce the resource usage of your design on a target FPGA or SoC device by applying area optimizations. You can reduce the area needed by your design by using RAM mapping, resource sharing, streaming, and other area optimizations. For an overview on area optimizations, see Speed and Area Optimizations in HDL Coder.

Topics

Featured Examples