Simulink models to Verilog HDL coder

15 views (last 30 days)

Show older comments

Shahvaiz Pasha on 16 Jan 2012

0
Link

Direct link to this question

https://in.mathworks.com/matlabcentral/answers/26188-simulink-models-to-verilog-hdl-coder

Answered: Kiran Kintali on 6 Mar 2023

i am trying to convert EVD model to verilog code but it doesnt take matrices as input, plz guide.

1 Comment
Show -1 older commentsHide -1 older comments

Walter Roberson on 16 Jan 2012

Is the problem with all matrices, or is it just requiring that the size of the matrix be fixed ?

Sign in to comment.

Sign in to answer this question.

Answers (1)

Kiran Kintali on 6 Mar 2023

0
Link

Direct link to this answer

https://in.mathworks.com/matlabcentral/answers/26188-simulink-models-to-verilog-hdl-coder#answer_1186685

Matrix IO is now supported with HDL Coder

https://www.mathworks.com/help/hdlcoder/io-optimization.html?s_tid=CRUX_topnav

https://www.mathworks.com/help/hdlcoder/examples.html?category=io-optimization&exampleproduct=all&s_tid=CRUX_lftnav

0 Comments
Show -2 older commentsHide -2 older comments

Sign in to comment.

Sign in to answer this question.

Categories

Code Generation HDL Verifier

FPGA, ASIC, and SoC Development HDL Verifier

Find more on HDL Verifier in Help Center and File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!