MATLAB Answers

How to do FPGA-in-the-loop simulation with Altera DE2-115 board?

4 views (last 30 days)
Michael Roth
Michael Roth on 18 Jan 2013
Commented: Pablo Medina on 15 Sep 2016
I successfully created a FIL block out of my VHDL code using filWizard. It was also possible to load the bitfile to the board (DE2-115).
Trying to simulate the design, I get the following error message: Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.
Pinging the board is not successfull. DE2-115 board is connected to the computer via an 1Gbs switch where also the company's network is conneted to. DE2-115 was configured having an IP from the same subnet as the computer.
What could be the Problem? Do I have to do some DE2-115 specific settings (e.g. JP1 position, MAC address, ...)?
  1 Comment
Pablo Medina
Pablo Medina on 15 Sep 2016
Hey, Did you solve the problem? I am experimenting the same error any hint will be useful. Thanks for the future answer.

Sign in to comment.

Answers (1)

Tao Jia
Tao Jia on 30 Oct 2013
The switch is the problem. In HDL Verifier documentation, it says that the FPGA board must be connected to the host computer directly, i.e., a point to point connection.

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!