![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/29843623_1681292662599_DEF.jpg)
Yeung Pok Nga
Followers: 0 Following: 0
Statistics
4 Questions
0 Answers
RANK
223,901
of 293,485
REPUTATION
0
CONTRIBUTIONS
4 Questions
0 Answers
ANSWER ACCEPTANCE
0.0%
VOTES RECEIVED
0
RANK
of 20,033
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 148,733
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
Relationship between FPGA Sample Frequency, FPGA Clock Frequency, Simulink Solver Rate and Oversampling Factor
Hi, I have a generator controller model in Simulink, I'm hoping to have it deployed on Speedgoat (IO334-325k) and use it to run ...
2 months ago | 1 answer | 0
1
answerQuestion
HDL Coder Vivado timing report shows infinite slack
I'm using HDL coder to deploy a controller model in simulink onto Speedgoat FPGA, at the build bitstream stage i get a message s...
4 months ago | 0 answers | 0
0
answersQuestion
HDL Coder timing report shows a different negative slack when building the exact model twice
I'm using HDL coder to deploy a controller model i have onto Speedgoat FPGA. I'm using Vivado as the compiler and the fpga manuf...
4 months ago | 1 answer | 0
1
answerQuestion
HDL Coder, Assertion failed: B:\matlab\src\cgir_hdl\dom_pir_core\dutinfo.cpp:101:portIdx < m_inportMap.size()
I have a HDL Coder Simulink Model in R2021a. The model consists of a generator and a controller. I'm trying to convert the contr...
1 year ago | 1 answer | 0