photo

Yeung Pok Nga


Last seen: 4 months ago |  Active since 2023

Followers: 0   Following: 0

Statistics

Feeds

View by

Question


Relationship between FPGA Sample Frequency, FPGA Clock Frequency, Simulink Solver Rate and Oversampling Factor
Hi, I have a generator controller model in Simulink, I'm hoping to have it deployed on Speedgoat (IO334-325k) and use it to run ...

5 months ago | 1 answer | 0

1

answer

Question


HDL Coder Vivado timing report shows infinite slack
I'm using HDL coder to deploy a controller model in simulink onto Speedgoat FPGA, at the build bitstream stage i get a message s...

7 months ago | 1 answer | 0

1

answer

Question


HDL Coder timing report shows a different negative slack when building the exact model twice
I'm using HDL coder to deploy a controller model i have onto Speedgoat FPGA. I'm using Vivado as the compiler and the fpga manuf...

7 months ago | 1 answer | 0

1

answer

Question


HDL Coder, Assertion failed: B:\matlab\src\cgir_hdl\dom_pir_core\dutinfo.cpp:101:portIdx < m_inportMap.size()
I have a HDL Coder Simulink Model in R2021a. The model consists of a generator and a controller. I'm trying to convert the contr...

1 year ago | 1 answer | 0

1

answer