Statistics
RANK
210,933
of 300,369
REPUTATION
0
CONTRIBUTIONS
4 Questions
1 Answer
ANSWER ACCEPTANCE
25.0%
VOTES RECEIVED
0
RANK
of 20,936
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 168,436
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
Sequential logic or combinational logic
Dear all, I have met a problem. It is that timing constraint is not satisfied when my design runs under a very high clock fre...
13 years ago | 2 answers | 0
2
answersQuestion
Rate transition problem using upsample,repeat or rate transition block for generating HDL code
Dear all, I wanna change the rate of a signal from slow stepsize to fast stepsize. For instance, there is a sine signal. Its ...
13 years ago | 0 answers | 0
0
answersQuestion
Problem of reciprocal building block in hdl code generation
Dear all, I used a periodic signal (Ts is period) as the input signal of the reciprocal of square root building block in simu...
13 years ago | 1 answer | 0
1
answerWhy does the Fixed Point Advisor show a Trigonometric function as unsupported when using CORDIC approximation?
I also faced this problem when I used fixed point advisor & fixed point tool. Finally, I manually defined all bit widthes so as ...
13 years ago | 0
Question
Problem in conversion from model to VHDL/Verilog HDL
Dear all Recently, I built up a model by basic blocks and stateflow in hdllib.Functional simulation results of floating point...
13 years ago | 1 answer | 0
