Main Content
fpga
Data transfer object to enable data read and write operations from MATLAB to target FPGA or SoC device
Since R2020b
Description
This object represents a connection from MATLAB® to the target FPGA or SoC device. To interact with the target device, use this object with the functions listed in Object Functions.
Creation
Description
Input Arguments
Output Arguments
Object Functions
Use the object functions to interact with your FPGA or SoC device.
addAXI4SlaveInterface | Write data to IP core or read data from IP core using AXI4 or AXI4-Lite interface |
addAXI4StreamInterface | Write data to IP core or read data from IP core using AXI4-Stream interface |
mapPort | Maps a DUT port to specified AXI4 interface in HDL IP core |
writePort | Write data to a DUT port from MATLAB |
readPort | Reads output data and returns it with the port data type and dimension |
release | Release the hardware resources associated with the fpga object |
Examples
Version History
Introduced in R2020b